A "Physical Design Engineer" with 15+ years of experience is a senior-level position in semiconductor companies, responsible for leading and executing physical design activities for complex integrated circuits (ICs) and System-on-Chip (SoC) designs. The job description for this role typically includes the following responsibilities and qualifications:
Responsibilities:
- Physical Design Flow: Lead and execute the complete physical design flow, including floor planning, placement, clock tree synthesis (CTS), routing, timing closure, and physical verification.
- Design Implementation: Implement high-performance and low-power designs while meeting area, power, and performance (PPA) targets.
- Timing Closure: Perform timing analysis, optimization, and closure to meet timing constraints and achieve design goals.
- Power Optimization: Implement power optimization techniques such as power gating, clock gating, and voltage scaling to achieve low-power design objectives.
- Physical Verification: Perform physical verification tasks, including design rule checks (DRC), layout vs. schematic checks (LVS), electrical rule checks (ERC), and other sign-off checks.
- Technology Nodes: Work with advanced technology nodes and process technologies to ensure optimal design implementation and performance.
- Collaboration: Collaborate with front-end design teams, timing closure teams, synthesis teams, and other cross-functional teams to ensure successful tape-out of ICs and SoCs.
- Methodology and Tool Development: Contribute to the development and improvement of physical design methodologies, flows, and automation scripts to enhance productivity and quality.
Qualifications:
- Education: Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
- Experience: 15+ years of experience in physical design of complex ICs and SoCs, with hands-on experience in leading-edge technology nodes.
- Tools: Proficiency in using industry-standard physical design tools such as Cadence Innovus, Synopsys ICC, Mentor Olympus-SoC, etc., and familiarity with EDA tools for timing analysis and physical verification.
- Timing Closure: Expertise in timing closure techniques, static timing analysis (STA), clock domain crossing (CDC) analysis, and timing convergence methodologies.
- Power Optimization: Experience with power optimization techniques, power grid design, power distribution network (PDN) analysis, and low-power design methodologies.
- Physical Verification: Knowledge of physical verification methodologies, DRC/LVS/ERC checks, and sign-off criteria for tape-out readiness.
- Scripting and Automation: Strong scripting skills in languages like Tcl, Perl, Python, or Shell scripting for automation of design tasks, flows, and tool interactions.
- Problem-Solving: Excellent problem-solving skills, with the ability to analyze complex issues, debug physical design problems, and propose effective solutions.
- Communication and Leadership: Strong communication, teamwork, and leadership skills to collaborate effectively with cross-functional teams, mentor junior engineers, and lead physical design projects.
Overall, a Physical Design Engineer with 15+ years of experience plays a crucial role in ensuring the successful implementation and tape-out of advanced ICs and SoCs, contributing to the development of high-performance and reliable semiconductor products
申請を続行してください
or
By signing in to your account, you agree to Bestjobs.jp's Terms of Service and consent to our Privacy Policy.
This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.
Save now, apply later
or
By signing in to your account, you agree to Bestjobs.jp's Terms of Service and consent to our Privacy Policy.
This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.
