A "RTL Design Engineer" with 15+ years of experience is a highly experienced professional in the field of digital design within the semiconductor industry. The job description for this role typically includes the following responsibilities and qualifications:
Responsibilities:
- RTL Design: Design and implement Register Transfer Level (RTL) code for complex digital circuits and systems, including microprocessors, controllers, interfaces, and custom logic blocks.
- Architecture Exploration: Collaborate with architects and system engineers to define and refine RTL architecture, including block partitioning, interface definitions, and data paths.
- Coding and Synthesis: Write RTL code using hardware description languages such as Verilog or VHDL, and perform synthesis and optimization using synthesis tools like Synopsys Design Compiler or Cadence Genus.
- Timing Closure: Work on timing closure tasks, including constraint development, clock domain crossing (CDC) analysis, and optimization for performance, power, and area (PPA) targets.
- Verification Support: Work closely with verification engineers to develop and debug testbenches, perform RTL simulations, and ensure functional correctness of the design.
- IP Integration: Integrate and validate third-party intellectual property (IP) blocks into the overall RTL design, ensuring compatibility, functionality, and performance requirements are met.
- Documentation: Create and maintain design documentation, including RTL specifications, design constraints, timing reports, and design reviews.
- Collaboration: Collaborate with cross-functional teams, including verification, physical design, firmware, and software teams, to ensure successful tapeout and product integration.
Qualifications:
- Education: Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
- Experience: 15+ years of experience in RTL design for ASIC or FPGA projects, with a strong understanding of digital design concepts, methodologies, and best practices.
- RTL Languages: Proficiency in hardware description languages such as Verilog, VHDL, or SystemVerilog, with hands-on experience in RTL coding and design synthesis.
- Synthesis Tools: Experience with synthesis tools such as Synopsys Design Compiler, Cadence Genus, or Xilinx Vivado, and familiarity with optimization techniques for PPA targets.
- Timing Closure: Knowledge of timing constraints, clock domain crossing issues, static timing analysis (STA), and timing closure methodologies to meet design timing requirements.
- Verification Skills: Understanding of verification methodologies, testbench development, RTL simulation, and debug techniques to ensure functional correctness and design robustness.
- IP Integration: Experience in integrating and verifying third-party IP blocks, resolving integration issues, and ensuring IP compatibility and functionality within the RTL design.
- Communication and Teamwork: Excellent communication, collaboration, and teamwork skills to work effectively with cross-functional teams, contribute to design reviews, and drive design closure.
Overall, a RTL Design Engineer with 15+ years of experience plays a crucial role in the development of complex digital circuits and systems, contributing to the success of ASIC or FPGA projects by delivering high-quality, efficient, and reliable RTL designs.
申請を続行してください
or
By signing in to your account, you agree to Bestjobs.jp's Terms of Service and consent to our Privacy Policy.
This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.
Save now, apply later
or
By signing in to your account, you agree to Bestjobs.jp's Terms of Service and consent to our Privacy Policy.
This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.