Responsibilities: Responsible for RTL design and verification using Verilog and System Verilog Define System Architecture and/or Block level Micro Architecture based on product features and performance requirements, also with gate count and power estimation Work closely
• Define System Architecture of array readout circuit based on product features and performance requirements. • Work closely with digital, layout, process, evaluation engineers to debug, optimize performance of image sensors and successfully bring new products
Responsibilities: This requisition is for an entry-level High-Speed Interface (SerDes) Engineer to strengthen our in-house capability for high-speed PHY/IP development. The candidate will contribute to ongoing product programs and next-generation feasibility studies by executing simulation, verification,