2
/
1 - 2 求人
About The Opportunity We are building a rigorous, verifiable evaluation suite of Terminal-Bench tasks designed to test the limits of large language models on multilingual software challenges. Our goal is to measure multilingual robustness across prompt
Job Description Principal Accountabilities: Execute and own assigned design verification activities that support first-pass silicon success and confirm compliance with performance, power, and schedule requirements. Own or contribute to analog and mixed-signal verification of integrated circuits
