Work Your Magic with us! Ready to explore, break barriers, and discover more? We know you’ve got big plans – so do we! Our colleagues across the globe love innovating with science and technology to enrich
安定的な生産を継続するために検査および包装ラインのメンテナンスおよびエンジニアリングを行う。 Responsible for the maintenance and engineering of inspection and packaging line to continue the operation with good condition. • GMP/GCTP • Japanese laws and regulations •メンテナンスエンジニアは富士工場の生産設備を維持し,円滑な生産をサポートする。(トラブルシューティングを含む) Maintenance engineer is keeping the Fuji-site equipments, supporting to
Position Summary : Lead Engineering and C&Q (Commissioning and Qualification) Team at Fuji Site in alignment with/and implementing global guidelines , in following areas: - Engineering and Project Management, - Commissioning and Qualification plan and execution,
Who We Are At Kyndryl, we design, build, manage and modernize the mission-critical technology systems that the world depends on every day. So why work at Kyndryl? We are always moving forward – always pushing ourselves
Who We Are At Kyndryl, we design, build, manage and modernize the mission-critical technology systems that the world depends on every day. So why work at Kyndryl? We are always moving forward – always pushing ourselves
Who We Are At Kyndryl, we design, build, manage and modernize the mission-critical technology systems that the world depends on every day. So why work at Kyndryl? We are always moving forward – always pushing ourselves
About SmartNews SmartNews is a leading global information and news discovery company dedicated to delivering quality information to the people who need it. Thanks to our unique machine-learning technology and relationships with more than 3,000 global
About SmartNews SmartNews is a global leader in redefining information and news discovery, committed to providing users with accurate, timely information and supporting quality journalism. We combine the power of our unique machine-learning technology with the
JOB TITLE HR Operations Staff REPORTING TO C&B Senior Manager LOCATION Tokyo, Japan 概要： 従業員マスタの維持、高品質のデータやレポートのタイムリーな提供。C&Bに関連するLocal・Globalプロジェクトのサポート。サービス向上に向けたプロセスの改善および強化、運営、部内外へのコミュニケーションを担う。 業務内容： C&B関連のオペレーション業務 SAPHRへの組織および従業員データの登録、マスターデータの正確性の担保、人事発令、入退社および異動稟議フォームの更新を含むオペレーション全般（入社退職関連手続き、HRBPおよび従業員からの問い合わせ対応等）。 勤怠管理全般 勤怠管理に関する勤怠システムへの従業員マスタ登録、勤怠月締め処理、年次有給休暇他各種休暇付与を行う。 HRISと連携して勤怠システムの仕様変更をサポートする。 各種レポート作成とシステムへの連携 HRBPからのリクエストを含むHead Count等各種レポートの作成。マスターデータの各システムへの連携と管理。ESS（Smart HR使用）、文書管理システムEFMの管理と運営。 組織の方針と手順に従っての監督責任 企業のコンプライアンスを確保するために、法令を遵守し、HRオペレーションプロセスの監視と必要なアクションを行う。 コミュニケーション HRオペレーションに関する従業員へのコミュニケーション。 各種プロジェクトのサポート GlobalおよびLocalプロジェクトの期日までの実行をサポートする。 その他会社から指示を受けた業務 REQUIRED COMPETENCIES: Ability to
Who We Are At Kyndryl, we design, build, manage and modernize the mission-critical technology systems that the world depends on every day. So why work at Kyndryl? We are always moving forward – always pushing ourselves
A Full Chip LVS Lead is a key role in semiconductor companies responsible for leading Layout vs. Schematic (LVS) verification activities for entire chip designs. The job description for this role typically includes the following responsibilities
A Full Chip PnR (Place and Route) Lead is a senior-level position in semiconductor companies responsible for leading the physical design implementation process, including place and route, for entire chip designs. The job description for this
A Full Chip Reliability Lead is a senior-level position in semiconductor companies responsible for overseeing and ensuring the reliability of entire chip designs. The job description for this role typically includes the following responsibilities and qualifications:
A Full Chip STA Lead is a key role in semiconductor companies, responsible for leading Static Timing Analysis (STA) activities for complex full-chip designs. The job description for this role typically includes the following responsibilities and
A IP/SS Pre-Sil Verification Lead is a crucial role in semiconductor companies focusing on the verification of Intellectual Property (IP) blocks and Sub-Systems (SS) before silicon fabrication. The job description for this role typically includes the
A Micro Architect is a key role in semiconductor companies and computer architecture firms, responsible for designing the microarchitecture of computer processors and systems-on-chip (SoCs). The job description for this role typically includes the following responsibilities
A Physical Design Engineer with 15+ years of experience is a senior-level position in semiconductor companies, responsible for leading and executing physical design activities for complex integrated circuits (ICs) and System-on-Chip (SoC) designs. The job description
A Physical Design Engineer with 4-8 years of experience plays a crucial role in semiconductor companies, focusing on the implementation of integrated circuit (IC) designs into physical layouts suitable for fabrication. The job description for this
A Physical Design Engineer with 9-15 years of experience is a senior-level position in semiconductor companies, responsible for designing and implementing the physical layout of integrated circuits (ICs) based on design specifications and constraints. The job
A Physical Design Manager is a key position in semiconductor companies responsible for leading and managing the physical design activities of integrated circuit (IC) products. The job description for this role typically includes the following responsibilities
