About SmartNews SmartNews is a leading global information and news discovery company dedicated to delivering quality information to the people who need it. Thanks to our unique machine-learning technology and relationships with more than 3,000 global
We at LAN-IT 24 (Germany) are currently looking for IT Engineer Japan (Yokohama) Start: ASAP Duration: 1 year (with option) Full time (Mon-Fri/40 hour ) Tasks: Provide first/second level contact and problem resolution for customer issues.
MAIN PURPOSE Reporting to the CEO of Piaget in Japan, the Communication manager Japan defines and implements the communication strategy for Japan. In line with the Maison’s strong identity and strategic direction, he/she conveys core value
Requisition #: 14145 Our Mission: Powering Innovation That Drives Human Advancement When visionary companies need to know how their world-changing ideas will perform, they close the gap between design and reality with Ansys simulation. For more
Company Description Since we opened our doors in 2009, the world of commerce has evolved immensely, and so has Square. After enabling anyone to take payments and never miss a sale, we saw sellers stymied by
Position Purpose Develop and implement the business strategy for Immunology portfolio, with both short-term and long-term business objectives Oversee and lead all marketing and sales plans to achieve the business objectives within policies and guidelines as
安定的な生産を継続するために検査および包装ラインのメンテナンスおよびエンジニアリングを行う。 Responsible for the maintenance and engineering of inspection and packaging line to continue the operation with good condition. • GMP/GCTP • Japanese laws and regulations •メンテナンスエンジニアは富士工場の生産設備を維持し,円滑な生産をサポートする。(トラブルシューティングを含む) Maintenance engineer is keeping the Fuji-site equipments, supporting to
About SmartNews SmartNews is a leading global information and news discovery company dedicated to delivering quality information to the people who need it. Thanks to our unique machine-learning technology and relationships with more than 3,000 global
About SmartNews SmartNews is a global leader in redefining information and news discovery, committed to providing users with accurate, timely information and supporting quality journalism. We combine the power of our unique machine-learning technology with the
A Full Chip LVS Lead is a key role in semiconductor companies responsible for leading Layout vs. Schematic (LVS) verification activities for entire chip designs. The job description for this role typically includes the following responsibilities
A Full Chip Reliability Lead is a senior-level position in semiconductor companies responsible for overseeing and ensuring the reliability of entire chip designs. The job description for this role typically includes the following responsibilities and qualifications:
A Full Chip STA Lead is a key role in semiconductor companies, responsible for leading Static Timing Analysis (STA) activities for complex full-chip designs. The job description for this role typically includes the following responsibilities and
A IP/SS Pre-Sil Verification Lead is a crucial role in semiconductor companies focusing on the verification of Intellectual Property (IP) blocks and Sub-Systems (SS) before silicon fabrication. The job description for this role typically includes the
A Micro Architect is a key role in semiconductor companies and computer architecture firms, responsible for designing the microarchitecture of computer processors and systems-on-chip (SoCs). The job description for this role typically includes the following responsibilities
A Physical Design Engineer with 15+ years of experience is a senior-level position in semiconductor companies, responsible for leading and executing physical design activities for complex integrated circuits (ICs) and System-on-Chip (SoC) designs. The job description
A Physical Design Engineer with 4-8 years of experience plays a crucial role in semiconductor companies, focusing on the implementation of integrated circuit (IC) designs into physical layouts suitable for fabrication. The job description for this
A Physical Design Engineer with 9-15 years of experience is a senior-level position in semiconductor companies, responsible for designing and implementing the physical layout of integrated circuits (ICs) based on design specifications and constraints. The job
A RTL Design Engineer with 4-8 years of experience is typically responsible for designing and implementing Register Transfer Level (RTL) logic for digital integrated circuits. The job description for this role usually includes the following responsibilities
A SoC Pre-Sil Verification Engineer with 15+ years of experience is a senior-level position in semiconductor companies, responsible for leading and executing pre-silicon verification activities for complex System-on-Chip (SoC) designs. The job description for this role
A SoC Pre-Sil Verification Engineer with 2-3 years of experience typically plays a key role in semiconductor companies, focusing on the pre-silicon verification of System-on-Chip (SoC) designs. The job description for this role includes the following
